

IIJ's work

2014/09/26

IIJ seil-team

1. New developer
2. Yet another cvs2git
3. MP capable network stack
 1. L2
 2. MSI/MSI-X
 3. IRQ affinity
4. Future plan

1. New developer

- Hikaru Abe(hikaru@n.o)
 - He became a developer in last May.
 - ported OpenBSD's vmx(4) to NetBSD.
 - Cavium Octeon support have not merged yet.
 - Q: When?
 - A: Ask him ☺

2. Yet another cvs2git

- We tried some tools but all of them didn't satisfy our requirement.
- <https://github.com/IIJ-NetBSD/cvs2git>
- Written by ryo@n.o
 - He also committed I.MX6 support yesterday.
 - (though that work is not related to IIJ)
 - This tool converts ,v to json first, so it might be easy to convert yet another VCS's.
- It supports branches
 - Not all of branches in NetBSD CVS can be synchronized (because of broken ,v?). The following branches are ok:
 - maintrunk
 - netbsd-[367]
 - rmind-smpnet
- No documentation yet 😊

Collaboration space

- <https://github.com/IIJ-NetBSD>
 - Using with ryo's cvs2git
 - Syncronize twice a day
 - Sometime stops because of cvs2git's debugging
 - Some of project are forked and shared with other people. e.g.:
 - L2 improvement
 - MSI/MSI-X
 - IRQ affinity
 - etc.

3. MP capable network stack

- Current status:
 - <https://github.com/IIJ-NetBSD/netbsd-src/wiki/smpnet>

Layer2

- Done
 - Restructuring {ether,bridge}_input
 - MP-aware bridge (MP-safe and pktqueue)
 - Fixes of vlan(4)
 - Preliminary ATF tests for bridge
- Future plan
 - L3-capable bridge (like OpenBSD's vether(4))
 - Restructuring {ether,bridge}_output (if possible)
 - RSTP (port from OpenBSD)

MSI/MSI-X support (1/4)

- motivation
 - for NIC multi queue
- discussing API
 - dyoung@n.o API (bus_msi(9))
 - see <http://mail-index.netbsd.org/tech-kern/2014/06/06/msg017209.html>
 - my API (like FreeBSD)
 - see <http://mail-index.netbsd.org/tech-kern/2014/07/10/msg017336.html>
- prototyping for POC

MSI/MSI-X support (2/4)

- 1st step MSI-X support for if_wm
 - separate interrupts to RX, TX and Link state

```
netbsd-rangeley# dmesg | grep wm3
wm3 at pci0 dev 20 function 3: 1354 Gigabit Connection (rev. 0x03)
wm3: for RX interrupting at msix3 vec 0
wm3: for TX interrupting at msix3 vec 1
wm3: for LINK interrupting at msix3 vec 2
wm3: PCI-Express bus
wm3: 8192 words (8 address bits) SPI EEPROM
wm3: Ethernet address 00:25:90: [REDACTED]
wm3: SGMI(MDIO)
makphy3 at wm3 phy 3: Marvell 88E1543 Alaska Quad Port Gb PHY, rev. 2
netbsd-rangeley# ./intrctl list
interrupt name CPU#00(+) CPU#01(+) CPU#02(+) CPU#03(+) CPU#04(+) CPU#05(+) CPU#06(+) CPU#07(+)
ioapic0 pin 3 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 4 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 18 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 19 2259* 0 0 0 0 0 0 0 unknown, unknown
ioapic0 pin 23 606* 0 0 0 0 0 0 0 unknown
msix3 vec 2 0 6* 0 0 0 0 0 0 unknown
msix3 vec 1 0 1133* 0 0 0 0 0 0 unknown
msix3 vec 0 0 5078* 0 0 0 0 0 0 unknown
msix2 vec 2 0* 0 0 0 0 0 0 0 unknown
msix2 vec 1 0* 0 0 0 0 0 0 0 unknown
msix2 vec 0 0* 0 0 0 0 0 0 0 unknown
msix1 vec 2 0* 0 0 0 0 0 0 0 unknown
msix1 vec 1 0* 0 0 0 0 0 0 0 unknown
msix1 vec 0 0* 0 0 0 0 0 0 0 unknown
msix0 vec 2 0* 0 0 0 0 0 0 0 unknown
msix0 vec 1 0* 0 0 0 0 0 0 0 unknown
msix0 vec 0 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 9 0* 0 0 0 0 0 0 0 unknown
netbsd-rangeley#
```

- as side effect, L2 forwarding RTT improve
 - normal interrupt: 0.579ms (10 ping average)
 - MSI-X : 0.384ms (10 ping average)

MSI/MSI-X support (3/4)

- therefore intrctl can move MSI-X to other CPUs same as normal interrupts

```
netbsd-rangeley# ./intrctl list
interrupt name CPU#00(+) CPU#01(+) CPU#02(+) CPU#03(+) CPU#04(+) CPU#05(+) CPU#06(+) CPU#07(+)
ioapic0 pin 3 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 4 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 18 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 19 1734* 0 0 0 0 0 0 0 unknown, unknown
ioapic0 pin 23 309* 0 0 0 0 0 0 0 unknown
msix3 vec 2 0 2 5* 0 0 0 0 0 unknown
msix3 vec 1 0 805 0 5561* 0 0 0 0 unknown
msix3 vec 0 0 358 0 0 0 0 0 unknown
msix2 vec 2 0* 0 0 0 0 0 0 0 unknown
msix2 vec 1 0* 0 0 0 0 0 0 0 unknown
msix2 vec 0 0* 0 0 0 0 0 0 0 unknown
msix1 vec 2 0* 0 0 0 0 0 0 0 unknown
msix1 vec 1 0* 0 0 0 0 0 0 0 unknown
msix1 vec 0 0* 0 0 0 0 0 0 0 unknown
msix0 vec 2 0* 0 0 0 0 0 0 0 unknown
msix0 vec 1 0* 0 0 0 0 0 0 0 unknown
msix0 vec 0 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 9 0* 0 0 0 0 0 0 0 unknown
netbsd-rangeley#
```

- determined API, implementation does not take so much time

MSI/MSI-X support (4/4)

- implementing code is here
 - <https://github.com/knakahara/netbsd-src/tree/k-nakahara-msi-msix-proto2>
 - with if_wm support
 - <https://github.com/knakahara/netbsd-src/tree/k-nakahara-msi-msix-proto2-test-wm>
- TODO
 - fallback for old PCI bridge which does not support MSI/MSI-X
 - support remapping MSI-X vectors
 - support pending bit of MSI/MSI-X
 - support special ether controller (eg 82574L)

IRQ affinity (aka interrupt routing) (1/3)

- motivation
 - **simple** interrupts load balancing
 - this feature can distribute 4 IRQ to 4 CPUs, therefore it can reduce interrupts load to 1/4
 - for MP-safe L2 test
 - see <http://mail-index.netbsd.org/tech-kern/2014/06/03/msg017190.html>
- implemented intrctl(8)
 - see <http://mail-index.netbsd.org/tech-kern/2014/09/12/msg017653.html>
 - intrctl(8) has mainly 2 sub command
 - list : show interrupts list by each CPU
 - affinity : move interrupt target to other CPU

IRQ affinity (aka interrupt routing) (2/3)

- example 1: intrctl command format

```
netbsd-rangeley# ./intrctl list
interrupt name CPU#00(+) CPU#01(+) CPU#02(+) CPU#03(+) CPU#04(+) CPU#05(+) CPU#06(+) CPU#07(+)
ioapic0 pin 3 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 4 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 18 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 19 1708* 0 0 0 0 0 0 0 unknown, unknown
ioapic0 pin 23 1040* 0 0 0 0 0 0 0 unknown, unknown
ioapic0 pin 22 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 21 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 20 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 9 0* 0 0 0 0 0 0 0 unknown
netbsd-rangeley# ./intrctl affinity -c 2 -i 'ioapic0 pin 23'
netbsd-rangeley# ./intrctl list
interrupt name CPU#00(+) CPU#01(+) CPU#02(+) CPU#03(+) CPU#04(+) CPU#05(+) CPU#06(+) CPU#07(+)
ioapic0 pin 3 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 4 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 18 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 19 1708* 0 0 0 0 0 0 0 unknown, unknown
ioapic0 pin 23 1065 0 10* 0 0 0 0 0 unknown, unknown
ioapic0 pin 22 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 21 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 20 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 9 0* 0 0 0 0 0 0 0 unknown
```

IRQ affinity (aka interrupt routing) (3/3)

- example 2: interrupts distribution

```
netbsd-rangeley# dmesg | grep 'ioapic0 pin '
wm0: interrupting at ioapic0 pin 20
wm1: interrupting at ioapic0 pin 21
wm2: interrupting at ioapic0 pin 22
wm3: interrupting at ioapic0 pin 23
ehci0: interrupting at ioapic0 pin 23
ahcisata0: interrupting at ioapic0 pin 19
ahcisata1: interrupting at ioapic0 pin 19
ichsmb0: interrupting at ioapic0 pin 18
netbsd-rangeley# ./intrctl list
interrupt name CPU#00(+) CPU#01(+) CPU#02(+) CPU#03(+) CPU#04(+) CPU#05(+) CPU#06(+) CPU#07(+)
ioapic0 pin 3 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 4 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 18 0* 0 0 0 0 0 0 0 unknown
ioapic0 pin 19 1956* 0 0 0 0 0 0 0 unknown, unknown
ioapic0 pin 23 1607 8704* 0 0 0 0 0 0 unknown, unknown
ioapic0 pin 22 0 0 2036* 0 0 0 0 0 unknown
ioapic0 pin 21 0 0 0 2015* 0 0 0 0 unknown
ioapic0 pin 20 0 0 0 0 2125* 0 0 0 unknown
ioapic0 pin 9 0* 0 0 0 0 0 0 0 unknown
netbsd-rangeley#
```

4. Future plan(1)

- We'd like to merge MSI/MSI-X and IRQ affinity stuff into –current.
 - to be tested by many people
 - to add MSI/MSI-X support into drivers other than wm(4)
 - to implement MD part other than x86
 - It's required to check the validity of API
 - sparc64 support might be done by k-nakahara
- Is it time to make k-nakahara a developer?

Future plan(2)

- High priority
 - Virtual machine related improvement
 - e.g.
 - Improvements of vmx(4)
 - Add multi queue support into wm(4)
 - pseudo interface
 - ppp, pppoe
 - opencrypt, netipsec